Reverse-Engineered Datasheet PowerVR SGX544
latest
Introduction
Features of PVR SGX544MP
Reverse Engineering Tools
Acronyms and abbreviations
Register List
Registers
Clock Gate Control Register [CLKGATECTL] (Default Value: 0xXXXXXXXX)
Clock Gate Control Register 2 [CLKGATECTL2](Default Value: 0xXXXXXXXX)
Clock Gate Status Register [CLKGATESTATUS](Default Value: 0xXXXXXXXX)
Clock Gate -?- Register [CLKGATECTLOVR](Default Value: 0xXXXXXXXX)
Power Register [POWER](Default Value: 0x00000000)
Core ID Register [CORE_ID](Default Value: 0xXXXXXXXX)
Core Revision Register [CORE_REVISION](Default Value: 0xXXXXXXXX)
Core Revision Field 1 Register [CORE_REV_FIELD1](Default Value: 0xXXXXXXXX)
Core Revision Field 2 Register [DESIGNER_REV_FIELD2](Default Value: 0xXXXXXXXX)
Soft Reset Register [SOFT_RESET](Default Value: 0x00000000)
Reverse-Engineered Datasheet PowerVR SGX544
Docs
»
Features of PVR SGX544MP
Edit on GitHub
Features of PVR SGX544MP
ΒΆ
Infos from sgxfeaturedefs.h
Autoclockgating
Read the Docs
v: latest
Versions
latest
Downloads
pdf
htmlzip
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by
Read the Docs
.